6.111 Lecture # 11

Topics for today:

Handshaking

'Concurrent' and 'Sequential' statements (Another example: a counter) Yet another example: a small ALU Brief discussion of resource usage

Handshaking

Here is a "full handshake"

valid

DAV

RD5

DATA TITTA

Required when multiple lines of input are involved

This is a 'full handshake' Note that both positive going and negative going transitions are important in both directions

Rendver Ready



3000000

Sets DAV
Receiver reads data then
clears RDY

Sender acknowledges by clearing DAV

Receiver indicates ready to

receive data by setting RDY

Sender sets data valid then

Page 2

A Less Elaborate handshake

This is often used in things like UARTs which must deal with asynchronous data streams that they do not control

Sender stabilizes data and sets DAV



This is a "partial" handshake, as used for example by asynchronous communications



Receiver reads data and clears RDAV

Sender de-asserts data and clears DAV

Typically, sender does not wait for /RDAV before setting new data. This can be used for detecting 'overrun' errors. We should be able to describe the sending and receiving agents as simple finite state machines. Here is the FSM at the Sending end: (Full handshake)



And here is the FSM for the receiving end:



library ieee; use ieee.std_logic_1164.all;

Page 5

end;

rdy : out std_logic; datout : out std_logic_vector(size - 1 downto 0 end fullrecv; architecture behavioral of fullrecv is

type StateType is (w_dav, datav, r_rdy, wt_ndav); attribute enum_encoding of StateType: type is "00 01 11 10"; signal state : StateType; begin rdy <= '1' when (state = w dav) or (state = datav) else '0'; handshake : process(rclk) begin if rising_edge(rclk) then case state is when w dav => if dav = '1' then state <= datav;</pre> else state <= w dav;</pre> end if; when datay =>datout <= datin;</pre> state <= r_rdy;</pre> when r rdy => state <= wt ndav; when wt ndav => if dav = '0' then state <= w dav;</pre> else state <= wt ndav;</pre> end if; end case; end if; end process handshake; end;

architecture behavioral of fullsend is type StateType is (wt, dat, d_av, r_dy); attribute enum encoding of StateType: type is "00 01 11 10"; signal state : StateType; begin dav <= '1' when (state = d av) or (state = r dy) else '0'; handshake : process(clk) begin if rising_edge(clk) then case state is when wt => if rdy = '1' then state <= dat;</pre> else state <= wt: end if; when dat => datout <= datin;</pre> state <= d av;</pre> when d av => state <= r dy;</pre> when r_dy => if rdy = '0' then state <= wt; else state <= r_dy;</pre> end if; end case; end if; end process handshake;

Page 6

Here is an alternative way of writing an emulator for the '163 counter This is a register which can hold 4 bits Counts when P=T=1, holds when P*T=0 Loads data when /LD = 0 Clears data when /CL = 0 All of these are synchronous: occur only on clock edges (positive edges) Daisy-chaining is possible: RCO connects to T of next most signifigant ctr RCO is T * Q3 * Q2 * Q1 * Q0 Here is an entity statement for this part -- '163 emulator library ieee; use ieee.std_logic_1164.all;

entity ctr is
 generic (size: integer := 4);
 port (n_clr, n_ld, p, t, clk : in std_logic;
 data: in std_logic_vector(size-1 downto 0);
 count: out std_logic_vector(size-1 downto 0);
 rco : out std_logic);
end ctr;

use work.std_arith.all;



Page 10

count_2.C =		RESOURCE ALLOCATION	(11:32:34)				
clk		Information: Macrocell Utilization.					
count_1.D = t * /count_1.Q * count_0.Q * n_c + count_1.Q * n_clr * n_ld * /p + count_1.Q * /count_0.Q * n_clr + /t * count_1.Q * n_clr * n_ld + n_clr * /n_ld * data_1	slr * n_ld * p * n_ld	Dedi Dedi Cloc Enat	escription Us icated Inputs ck/Inputs ble/Inputs wit Macrocells	ed M 8 1 0 5	ax 8 1 1 8		This was implemented on a 16V8
count_1.C = clk				14 /	18 =	77 %	Here are some numbers
count_0.D = t * /count_0.Q * n_clr * n_ld * p + count_0.Q * n_clr * n_ld * /p + /t * count_0.Q * n_clr * n_ld + n clr * /n ld * data 0		Information: Output I Node	Logic Product Term U # Output Signal Nam	tilizati e Used	on. Max		relating to how much of the resources of that part we wood
count_0.C = clk	These are just about what you would have expected. Note a lot of fluff has been optimized away.	12 13 14 15 16 17 18 19	<pre>count_3 count_2 count_1 count_0 rco Unused Unused Unused</pre>	7 6 5 4 1 0 0	8 8 8 8 8 8 8 8	-	uscu.

library ieee; use ieee.std logic 1164.all; use work.std arith.all; -- needed for integer + signal entity test_tri is port(clk, oe, cnt enb : in std logic; counter : buffer std logic vector(3 downto 0); data : inout std_logic_vector(3 downto 0)); end test tri; architecture foo of test tri is -- signal counter : std logic vector(3 downto 0); begin process (oe, counter) begin if (oe = '1') then data <= counter; else data <= "ZZZZ"; -- N.B. Z must be UPPERCASE! end if; end process; process (clk) begin if rising_edge(clk) then if (oe = '0') and (cnt_enb = '1') then counter <= counter + 1;</pre> end if; end if; end process; end architecture foo;

Simulation of Tri-State as an Output

Note that data(3 downto 0) are white (meaning an input) when oe is low.





Page 14

```
Here is one architecture for the adder
Now we are going to consider a strictly combinatoric circuit: an Arithmetic Logic
Unit (ALU)
          It takes 2 numbers (quite narrow in this case: 2 bits each)
                                                                                                                 architecture justright of alu is
               (Plut a carry-in bit)
          And can add, subtract and shift left
This can be done in more than one way. Consider addition:
                                                          These have differences in the
1. a int <= '0' & a
                                                                                                                 begin
                                                          way they are implemented,
     b int <= '0' & b
                                                                                                                    a int <= '0' & a;
                                                          and when we get to actual
     if c in = 0, c <= a int + b int
                                                                                                                    b int <= '0' & b;
     if c_in = 1, c <= a_int + b_int + 1
                                                          implementation of the full
                                                          alu we will find yet another
                                                                                                                    begin
2... a int <= '0' & a & c in
                                                                                                                      case alu_ctl is
                                                          one
     b int <= '0' & b & c in
     c_int <= a_int + b_int
     c <= c_int(width downto 1)
                                                                                                                                        end if;
library ieee;
use ieee.std_logic_1164.all;
use work.std_arith.all; -- needed for integer + signal
entity alu is
port(cin : in std_logic;
                                                                                                                                         end if;
   a, b : in std logic vector(1 downto 0);
   alu ctl : in std logic vector(1 downto 0);
                                                                                                                      end case;
   c : out std_logic_vector(2 downto 0));
                                                                                                                    end process small alu;
end alu;
                                                                                                                 end architecture justright;
```

signal a int, b int : std logic vector(2 downto 0); constant add : std logic vector(1 downto 0) := "00"; constant sub : std_logic_vector(1 downto 0) := "01"; constant shift: std_logic_vector(1 downto 0) := "10"; Note the carry bit is used to determine small alu: process(a int, b int, cin, alu ctl) which expression to evaluate: in logic it is a kind of multiplexor. when add => if cin = '0' The 'opcode' is another then $c \leq a$ int + b int; multiplexor: in this else c <= $a_int + b_int + 1$; case a 3:1 when sub => c <= a_int - b_int; These have overhead. when shift => if cin = '0'then c <= a_int + a_int; else c <= a_int + a_int + 1;</pre> when others => c <= (others => '-');

Here is the second architecture: does the same thing...

```
architecture justright of alu is
 signal a_int, b_int, c_int : std_logic_vector(3 downto 0);
 constant add : std_logic_vector(1 downto 0) := "00";
 constant sub : std_logic_vector(1 downto 0) := "01";
  constant shift: std_logic_vector(1 downto 0) := "10";
begin
 a_int <= '0' & a & cin;
 b_int <= '0' & b & cin;
small_alu: process(a_int, b_int, cin, alu_ctl)
 begin
    case alu ctl is
     when add => c_int <= a_int + b_int;
     when sub => c_int <= a_int - b_int;
     when shift =>c int <= a int + a int;
                                                    save at least some
     when others => c int <= (others => '-');
    end case;
  end process small alu;
 c \le c int(3 downto 1);
                                                    rightmost bit at the end
end architecture justright;
```

This may or may not have more overhead. Note that by adding Cin to both inputs (the first place after the binary point is of value) we notational overhead. It cancels on subtract. But we have to discard the

Page 17

```
architecture justright of alu is
 signal a int, b int, c int : std logic vector(3 downto 0);
 signal a_1, n_b, upper, lower : std_logic_vector(3 downto 0);
 constant add : std_logic_vector(1 downto 0) := "00";
 constant sub : std logic vector(1 downto 0) := "01";
 constant shift: std_logic_vector(1 downto 0) := "10";
begin
 a int <= '0' & a & cin;
 b int <= '0' & b & cin;
 a_1 <= '0' & a & '1';
 n b <= '1' \& (not b) \& '1';
upper: process(a_int, a_1, alu_ctl)
 begin
   case alu_ctl is
      when add => upper <= a_int;
     when sub => upper <= a_1;
     when shift => upper <= a_int;
      when others => upper <= (others => '-');
   end case:
 end process upper;
lower: process(a_int, b_int, n_b, alu_ctl)
 begin
   case alu ctl is
     when add => lower <= b int;
     when sub => lower <= n_b;
     when shift => lower <= a int;
      when others => lower <= (others => '-');
   end case;
 end process lower;
 c_int <= upper + lower;</pre>
 c <= c_int(3 downto 1);</pre>
end architecture justright;
```

Here our final operation is just an addition, so we do more work in the earlier stages, such as doing the two's complement for the negative of b. We use the same trick for concatenating the carry in bit to both halves of the addition.

Page 18



Here is a schematic of the way the first of these schemes is implemented. The final selection is a 9:3 MUX, while there are two 6:3 MUXes ahead of it. And ahead of that are some simple combinatoric circuits to generate the sums.



Here is the second of the two schemes

There still is a MUX: this time of 12:4, but it still has only two 'steering' bits.

We discard a bit in the final result

And we also have to construct the signals that come to this MUX from the left.



Page 21

This is the second of the three schemes

Information: Macrocell Utilization.

Description	Used	Max	
Dedicated Inputs	1	1	1
Clock/Inputs	4	4	Ì
I/O Macrocells	6	64	Í
Buried Macrocells	2	64	İ
PIM Input Connects	12	312	i

CLOCK/LATCH ENABLE signals	Required 0	Max (Available) 4
Input REG/LATCH signals	0	69
Input PIN signals	5	5
Input PINS using I/O cells	2	2
Output PIN SIGNAIS	4	02
Total PIN signals	11	69
Macrocells Used	6	128
Unique Product Terms	28	640

Here is the first of the three schemes Information: Macrocell Utilization.

This is the third of the three schemes

Information: Macrocell Utilization.

Description	Used	Max	
Dedicated Inputs	1	1	T
Clock/Inputs	4	4	1
I/O Macrocells	5	64	Í.
Buried Macrocells	1	64	Í
PIM Input Connects	8	312	Í.

	Required	Max (Available)
CLOCK/LATCH ENABLE signals	0	4
Input REG/LATCH signals	0	69
Input PIN signals	5	5
Input PINs using I/O cells	2	2
Output PIN signals	3	62
Total PIN signals	10	69
Macrocells Used	4	128
Unique Product Terms	28	640

Page 22