6.111 Lecture # 5

VHDL: Very High speed integrated circuit Description Language:

All VHDL files have two sections: architecture and entity

```
-- Massachusetts (Obsolete) Stoplight Example
library ieee;
                                                     Entity section
use ieee.std logic 1164.all;
                                                     describes input and
entity check is
                                                     output
    port(r, y, g: in std_logic;
         ok: out std logic);
end check;
                                                      Architecture section
architecture logical of check is
                                                      describes what to do
        signal t1, t2, t3: std_logic;
                                                      with those signals
begin
                 t1 <= r and (not q);
                 t2 \le y and (not g);
                 t3 \le (not r) and (not y) and g_i
                 ok <= t1 or t2 or t3;
```

end logical;

library	clause describes the basic library to make reference to
use	clause establishes definitions of many important items for most situations, use these 'as is'

```
library ieee;
use ieee.std_logic_1164.all;
```

Other libraries will be used and you will have the opportunity to make libraries of your own.

The entity declaration can be quite complex and has a lot of information I/O signals are referred to as <u>PORT</u>s. These signals have <u>Mode</u> and <u>Type</u>

The Mode of a signal can be <u>in</u>, <u>out</u>, <u>buffer</u> or <u>inout</u> <u>in</u> and <u>out</u> are straightforward <u>buffer</u> is like <u>out</u>, but is available within the architecture <u>inout</u> is a tri-state (bidirectional)

Note how vectors (multi-bit) signals are handled.

```
ENTITY black_box IS PORT
  (clk, rst : IN std_logic;
   d     : IN std_logic_vector(7 DOWNTO 0);
   q     : OUT std_logic_vector(7 DOWNTO 0);
   co     : OUT std_logic);
END black_box;
```



We can avoid using Mode BUFFER

```
library ieee;
use ieee.std_logic_1164.all;
entity foo is
    port (in1, in2: in std_logic;
        out1, out2: out std_logic);
end foo;
```

```
architecture no_buffer_mode of foo is
signal inside: std_logic;
begin
inside <= in1 AND in2;
out1 <= inside;
out2 <= inside OR (not in1);
-- really wanted out2 <= out1 OR (not in1);
end no buffer mode;
```

Note the additional declaration of signal inside the architecture section. Note the names in the architecture section need not be unique and are there for readability Type of signals are defined in

```
LIBRARY ieee;
use ieee.std_logic_1164.all;
```

(VHDL is defined by IEEE Standard 1164)

std_logic types can take values:

- U Uninitialized
- X Unknown
- 0 Zero
- 1 One
- Z Tristate (Must be upper case!)
- W Weak unknown
- L Weak Zero
- H Weak One
- Don't care

Note that in most cases we don't really need to use all of these values

Extract of the report file (*.rpt)

DESIGN EQUATIONS (12:32:59)

More from the report file: If YOU don't set pin numbers, the compiler will.



C22V10

Easy Way to Assign Pins:

Don't assign pins first.

Let galaxy pick them and wire to those pins.

Find out the pins from the report file

To put them in to avoid rewiring.

click on Files->Annotate

After a pop up, this produces and xxx.ctl file which then is used along with xxx.vhd.

OR you can use the pin_numbers attribute (next slide)

Be careful not to put a pin number in here which conflicts with a pin_avoid attribute in your xxx.vhd file. Attributes provide information about VHDL constructs such as

Entities

Architectures

Types

Signals

Pin_numbers maps extremal signals to specific pins

Pin_avoid means to not use specific pins.

See the xxx.vhd files in /mit/6.111/cpld/sources/ for guidance in choosing and/or avoiding pins.

pins

Example Using Pin_avoid Attribute:

```
library ieee;
use ieee.std_logic_1164.all;
entity fulladd is
    port (ina, inb, inc : in std_logic;
        sumout, outc : out std_logic);
ATTRIBUTE pin_avoid of fulladd :ENTITY is
        " 19 " &
        " 12 " ;
end fulladd;
```

Here is the contents of a control (.ctl) file:

```
Attribute PIN_NUMBERS of Reserved2 is "19";
Attribute PIN_NUMBERS of outc is "14";
Attribute PIN_NUMBERS of sumout is "13";
Attribute PIN_NUMBERS of Reserved1 is "12";
Attribute PIN_NUMBERS of ina is "3";
Attribute PIN_NUMBERS of inb is "2";
Attribute PIN_NUMBERS of inc is "1";
```

So here is one example of a VHDL implementation

The issue is an adder: we can make a 'full adder' from two 'half adders' and a little

bit of logic. Here, to start is the half adder:

Arithmetic Operation: one bit addition



So here is the 'half adder' implemented in VHDL:

```
library ieee;
use ieee.std_logic_1164.all;
-- here is the entity
entity halfadd is
  port (a, b : in std_logic;
        sum, c : out std_logic);
end halfadd;
architecture comp of halfadd is
begin
  -- a concurrent statement implementing the and gate
  c \ll a and b;
  -- a concurrent statement implementing the xor gate
  sum <= a xor b;</pre>
end comp;
```

These statements are 'concurrent', which means they are executed at the same time and with no precedence.

Now how would you make a 'full' adder?





So a cascade of 2 half adders and an or gate does it

 $cout = x^*y + x^*/y^*cin + /x^*y^*cin = x^*y + x \oplus y^*cin$





Here is an implementation of the full adder using component <u>instantiation</u> through a <u>port map</u>:

```
library ieee;
use ieee.std logic 1164.all;
entity fulladd is
  port (ina, inb, inc : in std logic;
        sumout, outc : out std_logic);
end fulladd;
architecture top of fulladd is
  component halfadd
    port (a, b : in std_logic;
          sum, c : out std_logic);
  end component;
  signal s1, s2, s3 : std_logic;
begin
  -- a structural instantiation of two half adders
  h1: halfadd port map( a => ina, b => inb,
                        sum => s1, c => s3);
  h2: halfadd port map( a => s1, b => inc,
                        sum => sumout, c => s2);
  outc \leq s2 or s3;
end top;
```

So here is how a compilation and simulation of this simple problem might go.

setup 6.111

Galaxy &

Galaxy - New Pr	oject	X
Name+	Creating a new Galaxy project.	
fulladder.wpr		
Browse	OK Cancel	

Now use the pulldown **files -> add**



At this point you add files: click on file in left window and then the arrow that shows up in the middle. Add all the files to be compiled. Then OK

Project:k/i/kirtley/	6.111/fulladder 🛛 🗙
Choose VHDL files t	o add.
Directory: /afs/at	hena.mit.edu/user/k/i/kirtley/6.111
	Selected:
best.vhd better.vhd ctdown.vhd ctr.vhd div5.vhd div5a.vhd many.vhd oneadd.vhd onortwo.vhd	Image: state of the
	OK Cancel

Here is what the project screen looks like now, with the files added. Next Step is to select a Device and select top file and Set Top

Project:k/i/kirtley/6.11	1/fulladder							
<u>P</u> roject <u>F</u> iles <u>I</u> nfo	<u>S</u> earch T <u>o</u> ols Fon <u>t</u> St <u>y</u> le	,						
fullad.vhd halfadd.vhd	Edit Selected	New						
	Selected	Smart						
	File	Generic						
	Set top	Device						
Top design: <none> Device:</none>								

We pick the device: here a 22v10 will hold the required logic. We also select a package (not really important if we are only simulating) and we also pick a simulation scheme.

Galaxy - Device	×		
Device:	Tech Mapping:		
C22V10	☐ Choose FF Types		
Package:	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓		
PALCE22V10-5JC	🔲 Keep Polarity		
	💷 Float Pins		
I/O Voltage:	💷 Float Nodes		
♦ 3.3V ♦ 5.0V	🔲 Factor Logic		
	💷 Dreable Latch Synthesre		
Unused outputs:	☐ Force Low Power Hode		
	Default Slew Rate		
Post-JEDEC Sim:	◆ Fact		
1164/VHDL	Node Cost: 10		
OK Cancel			

Here it is ready to compile: device and top design file are selected. We will use' Smart' Compile: the program figures out what to do

Project:k/i/kirtley/6.11	1/fulladde	er					
Project <u>F</u> iles <u>I</u> nfo	<u>S</u> earch	T <u>o</u> ols	Fon <u>t</u>	St <u>y</u> le			
<mark>fullad.vhd</mark> halfadd.vhd		Edi	t Select	ed	New		
			pile Select	ed	Smart		
	ļ	Syn	thesis File.	options	Generic.		
- 			Set t	op	Device	•	
Top design: fullad.vhd Device: C22V10							

This is what the compile screen looks like. If there are errors they will show up here. Note we have an error here at the very last step, which is setting up for NOVA. Not to worry: this was just a disagreemnt over displays. Note a lot of stuff scrolls by: see the scroll bar on the right.

Galaxy – Compiling VHDL							
<u>F</u> ile Fon <u>t</u> <u>S</u> tyle							
WARP done.							
genvhdl -s 1164_VHDL -1 fullad.vhd							
Recursive call to msq or Fatal: FATAL ERROR: MSG	0x00349669 [CAT	3/4 STD	38505]				
Category: XVT release 3 assert (Signaled assert4)						
Function: xvt_dm_post_fatal_exit xvt_app_create File: /xmWinUtil.c line: 762	xvt_R3FNT_system						
fatal Internal Courses Frror: 57010-2822296							
Is your CYPRESS_DIR environment variable set cor	Is your CYPRESS DIR environment variable set correctly?						
genvhdl completed							
pone.							
Compilation successful.	Start: 11:41:10	Done:	11:41:43				

Here is he opening screen for Nova, a simple simulator. Invoke from 'tools' on the project screen or from the command line. Use file->open



We must select a .jed (JEDEC) file for the simulation. In this case the correct file gets its name from the top design file and is **fullad.jed**



Here is the simulation. Use Edit to set up the inputs: here we just set each input to be driven as a 'clock' with different (X2) periods to cycle through all possible inputs. Then Simulate generates the output.

Nov	va: fullad	Device: Ca	22110				四
<u>F</u> ile	<u>E</u> dit	<u>S</u> imulate	Views	Options			
4 i	ina						
3 i	inb						
2 i	inc						
27 c	outc						
17 :	sumout						
					 		 ∇