

Microprogramming

Arvind Computer Science & Artificial Intelligence Lab M.I.T.

Based on the material prepared by Arvind and Krste Asanovic

ISA to Microarchitecture Mapping

- An ISA often designed for a particular microarchitectural style, e.g.,
 - CISC \Rightarrow microcoded
 - RISC \Rightarrow hardwired, pipelined
 - VLIW \Rightarrow fixed latency in-order pipelines
 - JVM \Rightarrow software interpretation
- But an ISA can be implemented in any microarchitectural style
 - Pentium-4: hardwired pipelined CISC (x86) machine (with some microcode support)
 - This lecture: a microcoded RISC (MIPS) machine
 - Intel will probably eventually have a dynamically scheduled out-of-order VLIW (IA-64) processor
 - PicoJava: A hardware JVM processor



Microarchitecture: Implementation of an ISA



Microcontrol Unit Maurice Wilkes, 1954

Embed the control logic state table in a memory array





Microcoded Microarchitecture





C (online) for full

The MIPS32 ISA

• Processor State

32 32-bit GPRs, R0 always contains a 0 16 double-precision/32 single-precision FPRs FP status register, used for FP compares & exceptions PC, the program counter some other special registers See H&P p129-137 & Appendix

• Data types

8-bit byte, 16-bit half word
32-bit word for integers
32-bit word for single precision floating point
64-bit word for double precision floating point

Load/Store style instruction set

data addressing modes- immediate & indexed branch addressing modes- PC relative & register indirect Byte addressable memory- big-endian mode

All instructions are 32 bits



MIPS Instruction Formats





A Bus-based Datapath for MIPS



Memory Module addr busy Write(1)/Read(0) RAM we Enable din dout bus

Assumption: Memory operates asynchronously and is slow as compared to Reg-to-Reg transfers





Instruction Execution

Execution of a MIPS instruction involves

- 1. instruction fetch
- 2. decode and register fetch
- 3. ALU operation
- 4. memory operation (optional)
- 5. write back to register file (optional)
 - + the computation of the next instruction address



Microprogram Fragments

instr fetch:	$MA \leftarrow PC$ $A \leftarrow PC$ $IR \leftarrow Memory$ $PC \leftarrow A + 4$ dispatch on OPcode	can be treated as a macro
ALU:	A ← Reg[rs] B ← Reg[rt] Reg[rd] ← func(A,B) <i>do</i> instruction fetch	

ALUi:

sign extension ...



Microprogram Fragments (cont.)

LW:	$A \leftarrow Reg[rs]$ $B \leftarrow Imm$ $MA \leftarrow A + B$ $Reg[rt] \leftarrow Memory$ <i>do</i> instruction fetch	
J:	$A \leftarrow PC$ $B \leftarrow IR$ $PC \leftarrow JumpTarg(A,B)$ <i>do</i> instruction fetch	JumpTarg(A,B) = {A[31:28],B[25:0],00}
beqz:	A ← Reg[rs] If zero?(A) then go a do instruction fetch	to bz-taken
bz-taken:	$A \leftarrow PC$ $B \leftarrow Imm << 2$ $PC \leftarrow A + B$ <i>do</i> instruction fetch	



MIPS Microcontroller: first attempt





Microprogram in the ROM worksheet

State	Ор	zero?	busy	Control points r	ext-state
fetcho	*	*	*	$MA \leftarrow PC$	fetch ₁
fetch ₁	*	*	yes		fetch ₁
fetch	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	$A \leftarrow PC$	fetch ₃
fetch ₃	*	*	*	PC ← A + 4	?
fetch ₃	ALU	*	*	$PC \leftarrow A + 4$	ALU ₀
ALU ₀	*	*	*	$A \leftarrow \text{Reg}[rs]$	ALU ₁
	*	*	*	$B \leftarrow Reg[rt]$	ALU ₂
ALU ₂	*	*	*	$Reg[rd] \leftarrow func(A,B)$	<u> </u>



Microprogram in the ROM

State O	p zero?	busy	Control points	next-state
fetch _o *	* *	*	$MA \leftarrow PC$	fetch ₁
fetch ₁ *	* *	yes		fetch
fetch ₁ *	* *	no	IR ← Memory	fetch ₂
fetch ₂ *	* *	*	$A \leftarrow PC$	fetch ₃
fetch ₃ A	LU *	*	$PC \leftarrow A + 4$	ALU
fetch ₃ A	LUi *	*	$PC \leftarrow A + 4$	ALUi
fetch ₃ L		*	$PC \leftarrow A + 4$	LWo
fetch ₃ S	W *	*	$PC \leftarrow A + 4$	SW ₀
fetch ₃ J	*	*	$PC \leftarrow A + 4$	J ₀
fetch ₃ J	AL *	*	$PC \leftarrow A + 4$	JĂL
fetch ₃ J		*	$PC \leftarrow A + 4$	JR
fetch ₃ J		*	$PC \leftarrow A + 4$	JAĽR
fetch ₃ b		*	$PC \leftarrow A + 4$	beqz ₀
 ALU ₀ *	*	*	$A \leftarrow Reg[rs]$	ALU ₁
ALU_1 *	*	*		ALU ₂
ALU ₂ *	*	*	$Reg[rd] \leftarrow func(A,B)$	<u> </u>



September 21, 2005

CSAII

Microprogram in the ROM Cont.

	State	Ор	zero?	busy	Control points	next-state
_	ALUi _o	*	*	*	$A \leftarrow \text{Reg}[rs]$	ALUi ₁
	ALUi ₁	sExt	*	*	$B \leftarrow sExt_{16}(Imm)$	ALUi ₂
	ALUi ₁	uExt	*	*	$B \leftarrow uExt_{16}(Imm)$	ALUI2
	ALUi ₂	*	*	*	$Reg[rd] \leftarrow Op(A,B)$	fetch ₀
	•••					
	J ₀	*	*	*	$A \leftarrow PC$	J ₁
	J ₁	*	*	*	$B \leftarrow IR$	J_2
	J_2	*	*	*	$PC \leftarrow JumpTarg(A,B)$	fetch _o
	•••					
	beqz ₀	*	*	*	$A \leftarrow Reg[rs]$	beqz ₁
	beqz ₁	*	yes	*	$A \leftarrow PC$	beqz ₂
	beqz ₁	*	no	*		fetch _o
	$beqz_2$	*	*	*	$B \leftarrow sExt_{16}(Imm)$	beqz ₃
	beqz ₃	*	*	*	$PC \leftarrow A + B$	fetch ₀

 $JumpTarg(A,B) = \{A[31:28], B[25:0], 00\}$

. . .

Size of Control Store



Control ROM = $2^{(8+6)}$ x 23 bits \approx 48 Kbytes



Reducing Control Store Size

Control store has to be *fast* \Rightarrow *expensive*

• Reduce the ROM height (= address bits)

 reduce inputs by extra external logic each input bit doubles the size of the control store

- reduce states by grouping opcodes
 - find common sequences of actions

– condense input status bits

combine all exceptions into one, i.e., exception/no-exception

Reduce the ROM width

- restrict the next-state encoding

- Next, Dispatch on opcode, Wait for memory, ...
- encode control signals (vertical microcode)



MIPS Controller V2



Jump Logic

μPCSrc = <i>Case</i> μJumpTypes	μ PCSrc =	Case	µJump ⁻	Fypes
---------------------------------	---------------	------	--------------------	--------------

next	\Rightarrow	$\mu PC + 1$
spin	\Rightarrow	if (busy) then μPC else $\mu PC + 1$
fetch	\Rightarrow	absolute
dispatch	\Rightarrow	op-group

- feqz \Rightarrow if (zero) then absolute else μ PC+1
- fnez \Rightarrow if (zero) then μ PC+1 else absolute



Instruction Fetch & ALU: MIPS-Controller-2

State	Control points	next-state
fetch ₀ fetch ₁ fetch ₂ fetch ₃	$MA \leftarrow PC$ $IR \leftarrow Memory$ $A \leftarrow PC$ $PC \leftarrow A + 4$	next spin next dispatch
ALU_0	$A \leftarrow Reg[rs]$	next
ALU_1	$B \leftarrow Reg[rt]$	next
ALU_2	$Reg[rd] \leftarrow func(A,B)$	fetch
ALUi _o	A ← Reg[rs]	next
ALUi ₁	B ← sExt ₁₆ (Imm)	next
ALUi ₂	Reg[rd]← Op(A,B)	fetch



Load & Store: MIPS-Controller-2

State	Control points	next-state
LW_0 LW_1 LW_2 LW_3 LW_4	$A \leftarrow \text{Reg[rs]}$ $B \leftarrow \text{sExt}_{16}(\text{Imm})$ $MA \leftarrow A+B$ $\text{Reg[rt]} \leftarrow \text{Memory}$	next next next spin fetch
SW_0 SW_1 SW_2 SW_3 SW_4	$A \leftarrow \text{Reg[rs]}$ $B \leftarrow \text{sExt}_{16}(\text{Imm})$ $MA \leftarrow A+B$ Memory $\leftarrow \text{Reg[rt]}$	next next next spin fetch



Branches: MIPS-Controller-2

State	Control points	next-state
BEQZ ₀ BEQZ ₁ BEQZ ₂ BEQZ ₃ BEQZ ₄	$A \leftarrow \text{Reg[rs]}$ $A \leftarrow \text{PC}$ $B \leftarrow \text{sExt}_{16}(\text{Imm} < <2)$ $\text{PC} \leftarrow A + B$	next fnez next next fetch
BNEZ ₀ BNEZ ₁	$A \leftarrow Reg[rs]$	next feqz
BNEZ ₂ BNEZ ₃ BNEZ ₄	$A \leftarrow PC$ $B \leftarrow sExt_{16}(Imm < <2)$ $PC \leftarrow A + B$	next



Jumps: *MIPS-Controller-2*

State	Control points	next-state
J ₀ J ₁ J ₂	$\begin{array}{rcl} A & \leftarrow PC \\ B & \leftarrow IR \\ PC & \leftarrow JumpTarg(A,B) \end{array}$	next next 5) fetch
JR ₀	A ← Reg[rs]	next
JR ₁	PC ← A	fetch
JAL ₀	$A \leftarrow PC$	next
JAL ₁	Reg[31] $\leftarrow A$	next
JAL ₂	B $\leftarrow IR$	next
JAL ₃	PC \leftarrow JumpTarg(A,B)	s) fetch
JALR ₀	$A \leftarrow PC$	next
JALR ₁	$B \leftarrow Reg[rs]$	next
JALR ₂	$Reg[31] \leftarrow A$	next
JALR ₃	$PC \leftarrow B$	fetch





Five-minute break to stretch your legs

Implementing Complex Instructions



6.823 L4- 27 Arvind

Mem-Mem ALU Instructions:

MIPS-Controller-2

Mem-Mem AL	<i>U op</i> M[(rd)] \leftarrow M[(rs)] op M[(rt)]
ALUMM ₀ ALUMM ₁ ALUMM ₂ ALUMM ₃ ALUMM ₄ ALUMM ₅	$MA \leftarrow Reg[rs]$ $A \leftarrow Memory$ $MA \leftarrow Reg[rt]$ $B \leftarrow Memory$ $MA \leftarrow Reg[rd]$ $Memory \leftarrow fun$	next spin next spin next c(A.B) spin
ALUMM ₆		fetch

Complex instructions usually do not require datapath modifications in a microprogrammed implementation -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications



Performance Issues

Microprogrammed control

 \Rightarrow multiple cycles per instruction

Cycle time ?

 $t_{C} > max(t_{reg-reg}, t_{ALU}, t_{\mu ROM}, t_{RAM})$

Given complex control, t_{ALU} & t_{RAM} can be broken into multiple cycles. However, $t_{\mu ROM}$ cannot be broken down. Hence

 $t_{\rm C} > \max(t_{\rm reg-reg}, t_{\mu \rm ROM})$

Suppose 10 * $t_{\mu ROM} < t_{RAM}$ Good performance, relative to the single-cycle hardwired implementation, can be achieved even with a CPI of 10



Horizontal vs Vertical µCode



Bits per µInstruction

μInstructions

- Horizontal µcode has wider µinstructions
 - Multiple parallel operations per µinstruction
 - Fewer steps per macroinstruction
 - Sparser encoding \Rightarrow more bits
- Vertical µcode has narrower µinstructions
 - Typically a single datapath operation per μ instruction
 - separate μ instruction for branches
 - More steps to per macroinstruction
 - More compact \Rightarrow less bits
- Nanocoding

- Tries to combine best of horizontal and vertical μcode



Nanocoding



- MC68000 had 17-bit $\mu code$ containing either 10-bit $\mu jump$ or 9-bit nanoinstruction pointer
 - Nanoinstructions were 68 bits wide, decoded to give 196 control signals



Some more history ...

- IBM 360
- Microcoding through the seventies
- Microcoding now



Microprogramming in IBM 360

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
µinst width (bits)	50	52	85	87
μcode size (K minsts)	4	4	2.75	2.75
µstore technology	CCROS	TCROS	BCROS	BCROS
µstore cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

Only the fastest models (75 and 95) were hardwired



Microcode Emulation

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software ("Liberator") for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
 - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
 - (650 simulated on 1401 emulated on 360)



6.823 L4- 34 Arvind

Microprogramming thrived in the Seventies

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were *cheaper and simpler*
- *New instructions*, e.g., floating point, could be supported without datapath modifications
- Fixing bugs in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

Except for the cheapest and fastest machines, all computers were microprogrammed



Writable Control Store (WCS)

- Implement control store with SRAM not ROM
 - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
 - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
 - Allowed users to change microcode for each process
- User-WCS failed
 - Little or no programming tools support
 - Difficult to fit software into small space
 - Microcode control tailored to original ISA, less useful for others
 - Large WCS part of processor state expensive context switches
 - Protection difficult if user can change microcode
 - Virtual memory required restartable microcode



Microprogramming: *late seventies*

- With the advent of VLSI technology assumptions about ROM & RAM speed became invalid
- Micromachines became more complicated
 - Micromachines were pipelined to overcome slower ROM
 - Complex instruction sets led to the need for subroutine and call stacks in $\mu code$
 - Need for fixing bugs in control programs was in conflict with read-only nature of μROM ⇒ WCS (B1700, QMachine, Intel432, ...)
- Introduction of caches and buffers, especially for instructions, made multiple-cycle execution of reg-reg instructions unattractive



Modern Usage

- Microprogramming is far from extinct
- Played a crucial role in micros of the Eighties Motorola 68K series Intel 386 and 486
- Microcode pays an assisting role in most modern CISC micros (AMD Athlon, Intel Pentium-4 ...)
 - Most instructions are executed directly, i.e., with hard-wired control
 - Infrequently-used and/or complicated instructions invoke the microcode engine
- Patchable microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load μcode patches at bootup





Thank you !