

Pipeline Hazards

Arvind Computer Science and Artificial Intelligence Laboratory M.I.T.

Based on the material prepared by Arvind and Krste Asanovic

Technology Assumptions

- A small amount of very fast memory (caches) backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)

It makes the following timing assumption valid

$$t_{\text{IM}} \approx t_{\text{RF}} \approx t_{\text{ALU}} \approx t_{\text{DM}} \approx t_{\text{RW}}$$

A 5-stage pipelined Harvard architecture will be the focus of our detailed design



5-Stage Pipelined Execution





6.823 L6- 4 Arvind

CSAIL

5-Stage Pipelined Execution Resource Usage Diagram



September 28, 2005

6.823 L6- 5 Arvind

Pipelined Execution: ALU Instructions



Not quite correct!

We need an Instruction Reg (IR) for each stage



IR's and Control points



Are control points connected properly?

- ALU instructions
- Load/Store instructions
- Write back



Pipelined MIPS Datapath without jumps





6.823 L6- 8 Arvind

How Instructions can Interact with each other in a pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline
 - structural hazard
- An instruction may produce data that is needed by a later instruction

 data hazard
- In the extreme case, an instruction may determine the next instruction to be executed

- control hazard (branches, interrupts,...)



Data Hazards



 $\begin{array}{l} \cdots \\ r1 \leftarrow r0 + 10 \\ r4 \leftarrow r1 + 17 \end{array}$

r1 is stale. Oops!



September 28, 2005

. . .

Resolving Data Hazards

Freeze earlier pipeline stages until the data becomes available \Rightarrow interlocks

If data is available somewhere in the datapath provide a *bypass* to get it to the right stage

Speculate about the hazard resolution and kill the instruction later if the speculation is wrong.



Feedback to Resolve Hazards



- Detect a hazard and provide feedback to previous stages to *stall or kill instructions*
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i (otherwise deadlocks may occur)



6.823 L6- 12 Arvind

Interlocks to resolve Data Hazards





Stalled Stages and Pipeline Bubbles









Interlock Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted* instructions. September 28, 2005



Interlocks Control Logic ignoring jumps & branches



Should we always stall if the rs field matches some rd? not every instruction writes a register \Rightarrow we not every instruction reads a register \Rightarrow re



Source & Destination Registers

	R-type:	op rs	rt	rd f	unc
	I-type:	op rs	rt	immediate1	6
	J-type:	ор	imme	diate26	
				source(s)	destination
ALU	$rd \leftarrow (rs) fu$	Inc (rt)		rs, rt	rd
ALUi	$rt \leftarrow (rs) op$	imm		rs	rt
LW	$rt \leftarrow M[(rs) + imm]$			rs	rt
SW	$M[(rs) + imm] \leftarrow (rt)$			rs, rt	
ΒZ	<i>cond</i> (rs)				
	true: PC ←	- (PC) + imm		rs	
	<i>false:</i> PC ←	- (PC) + 4		rs	
J	$PC \leftarrow (PC)$	+ imm			
JAL	r31 ← (PC)	, PC \leftarrow (PC) +	imm		31
JR	$PC \leftarrow (rs)$			rs	
JALR	r31 ← (PC)	, PC \leftarrow (rs)		rs	31



Deriving the Stall Signal



$$\begin{bmatrix} C_{stall} \\ stall = ((rs_{D} = ws_{E}).we_{E} + \\ (rs_{D} = ws_{M}).we_{M} + \\ (rs_{D} = ws_{W}).we_{W}) . re1_{D} + \\ ((rt_{D} = ws_{E}).we_{E} + \\ (rt_{D} = ws_{M}).we_{M} + \\ (rt_{D} = ws_{W}).we_{W}) . re2_{D} \end{bmatrix}$$



Hazards due to Loads & Stores



Is there any possible data hazard in this instruction sequence?

September 28, 2005

. . .

 $r4 \leftarrow M[(r3)+5]$



Load & Store Hazards



 $(r1)+7 = (r3)+5 \implies data hazard$

However, the hazard is avoided because *our memory system completes writes in one cycle !*

Load/Store hazards, even when they do exist, are often resolved in the memory system itself.

More on this later in the course.





Five-minute break to stretch your legs

Complications due to Jumps

kill

ADD

ADD



How?



-104

304

I₃

Ι_Δ

Pipelining Jumps



September 28, 2005



Jump Pipeline Diagrams





 $nop \Rightarrow pipeline bubble$

Pipelining Conditional Branches





Branch condition is not known until the execute stage *what action should be taken in the decode stage ?*



September 28, 2005

Pipelining Conditional Branches



September 28, 2005

Pipelining Conditional Branches



 \Rightarrow stall signal is not valid



September 28, 2005

I₁

l₂

I₃

14

New Stall Signal

stall = (((
$$rs_D = ws_E$$
). we_E + ($rs_D = ws_M$). we_M + ($rs_D = ws_W$). we_W). $re1_D$
+ (($rt_D = ws_E$). we_E + ($rt_D = ws_M$). we_M + ($rt_D = ws_W$). we_W). $re2_D$
). !(($opcode_E = BEQZ$). z + ($opcode_E = BNEZ$).! z)

Don't stall if the branch is taken. Why?

Instruction at the decode stage is invalid



6.823 L6- 28 Arvind

Control Equations for PC and IR Muxes



Give priority to the older instruction, i.e., execute stage instruction over decode stage instruction



6.823 L6- 29 Arvind

CSAIL

Branch Pipeline Diagrams (resolved in execute stage)



September 28, 2005

6.823 L6- 30 Arvind

Reducing Branch Penalty (resolve in decode stage)

• One pipeline bubble can be removed if an extra comparator is used in the Decode stage



6.823 L6- 31 Arvind

Branch Delay Slots (expose control hazard to software)

- Change the ISA semantics so that the instruction that follows a jump or branch is always executed
 - gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.



branch outcome

 Other techniques include branch prediction, which can dramatically reduce the branch penalty... to come later



Bypassing



Each stall or kill introduces a bubble in the pipeline $\Rightarrow CPI > 1$

A new datapath, i.e., *a bypass*, can get the data from the output of the ALU to its input



Adding a Bypass



The Bypass Signal Deriving it from the Stall Signal

stall =
$$(-((rs_D = ws_E).we_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D)$$

ws = Case opcode $ALU \Rightarrow rd$ $ALUi, LW \Rightarrow rt$ $JAL, JALR \Rightarrow R31$

 $ASrc = (rs_D = ws_E).we_E.re1_D$

we = *Case* opcode ALU, ALUi, LW \Rightarrow (ws \neq 0) JAL, JALR \Rightarrow on ... \Rightarrow off

Is this correct?

No because only ALU and ALUi instructions can benefit from this bypass

Split we_E into two components: we-bypass, we-stall



Bypass and Stall Signals

Split we_E into two components: we-bypass, we-stall

we-bypass_E = $Case \text{ opcode}_{E}$ ALU, ALUi $\Rightarrow (ws \neq 0)$... $\Rightarrow \text{ off}$ we-stall_E = $Case \text{ opcode}_E$ LW $\Rightarrow (ws \neq 0)$ JAL, JALR $\Rightarrow \text{ on}$... $\Rightarrow \text{ off}$

ASrc =
$$(rs_D = ws_E).we-bypass_E \cdot re1_D$$

stall =
$$((rs_D = ws_E).we-stall_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D$$



Fully Bypassed Datapath





6.823 L6- 37 Arvind

Why an Instruction may not be dispatched every cycle (CPI>1)

- Full bypassing may be too expensive to implement
 - typically all frequently used paths are provided
 - some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two cycle latency
 - Instruction after load cannot use load result
 - MIPS-I ISA defined *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II.
- Conditional branches may cause bubbles
 - kill following instruction(s) if no delay slots

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler.





Thank you !