# **RTL** Model of a Two-Stage MIPS Processor

6.884 Laboratory 1 February 4, 2005 - Version 20040215

## 1 Introduction

For the first lab assignment, you are to write an RTL model of a two-stage pipelined MIPS processor using Verilog. The lab assignment is due at the start of class on Friday, February 18. You are free to discuss the design with others in the class, but you must turn in your own solution.

The two-stage pipeline should perform instruction fetch in the first stage, while the second pipeline stage should do everything else including data memory access. The 32-bit instruction register should be the only connection from the first stage to the second stage of the pipeline. You should find that the two-stage pipeline makes it easy to implement the MIPS branch delay slot.

If you need to refresh your memory about pipelining and the MIPS instruction set, we recommend "Computer Organization and Design: The Hardware/Software Interface", Second Edition, by Patterson and Hennessey.

For this assignment, you should focus on writing clean synthesizable code that follows the coding guidelines discussed in lecture. In particular, place logic only in leaf modules and use pure structural code to connect the leaf modules in a hierarchy. Avoid tricky hardware optimizations at this stage, but make sure to separate out datapath and memory components from control circuitry.

The datapath diagram in Figure 5 can be used as an initial template for your SMIPS cpu implementation, but please treat it as a suggestion. Your objective in this lab is to implement the SMIPS ISA subset, not to implement the datapath diagram so feel free to add new control signals, merge modules, or make any other modification to the datapath diagram.

## 2 CPU Interface

Your processor model should be in a module named mips\_cpu, and must have the interface shown in Figure 1. We will provide a test rig that will drive the inputs and check the outputs of your design, and that will also provide the data and instruction memory. We have provided separate instruction and data memory ports to simplify the construction of the two stage pipeline, but both ports access the same memory space. The memory ports can only access 32-bit words, and so the lowest two bits of the addresses are ignored (i.e., only addr[31:2] and iaddr[31:2] are significant). Notice that the data write bus is a separate unidirectional bus from the data read bus. Bidirectional tri-state buses are usually avoided on chip in ASIC designs.

```
module mips_cpu
(
                                // Clock input
   input clk,
                                // Reset input
   input reset,
   input int_ext,
                                // External interrupt input
   input [7:0]
                 fromhost,
                                // Value from test rig
   output [7:0]
                 tohost,
                                // Output to test rig
                                // Data memory address
   output [31:0] addr,
   output
                                // Data memory write enable
                 wen,
   output [31:0] write_data,
                                // Data to write to memory
   input
          [31:0] read_data,
                                // Data read back from memory
   output [31:0] iaddr,
                                // Instruction address
   input [31:0] inst
                                // Instruction bits
);
```

Figure 1: Interface to SMIPS CPU.

#### **3** Implemented Instructions

The SMIS instruction set is a simplified version of the full MIPS instruction set. Consult the "SMIPS Processor Specification" for more details about the SMIPS architecture. For this first lab assignment, you will only be implementing a subset of the SMIPS specification. Figures 2 and 3 show the instructions that you must support.

For this first assignment there are only 35 distinct instructions to implement. The instructions we have removed from the SMIPS specification for this lab are: byte and halfword loads and stores, all multiply and divide instructions (you do not need to implement the hi and lo registers), the branch likely instructions, the branch and link instructions (BLTZAL, BGEZAL), the instructions that can cause arithmetic overflows (ADD, SUB, ADDI), and other instructions related to trap handling (SYSCALL, BREAK). You do not need to support any exceptions or interrupt handling (apart from reset). The only piece of the system coprocessor 0 you have to implement are the tohost and fromhost registers, and the MTCO and MFCO instructions that access these registers. These registers are used to communicate with the test rig. The test rig drives fromhost, while you should implement an 8-bit register in COPO which drives the tohost[7:0] port on the mips\_cpu module interface.

	2826											
3129	0	1	2	3	4	5	6	7				
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ				
1	*	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI				
2	COP0	*	*	*	*	*	*	*				
3	*	*	*	*	*	*	*	*				
4	*	*	*	LW	*	*	*	*				
5	*	*	*	SW	*	*	*	*				
6	*	*	*	*	*	*	*	*				
7	*	*	*	*	*	*	*	*				
	SDECIAL function											
53	20	1	2				6	7				
0	SLL	1 *	SRL	3 SRA	4 SLLV	5*	6 SRLV	SRAV				
1	JR	JALR	SKL *	SKA *		*	SKLV *	SKAV *				
2	JK *	JALK *	*	*	*	*	*	*				
$\frac{2}{3}$	*	*	*	*	*	*	*	*				
4	*	ADDU	*	SUBU	AND	OR	XOR	NOR				
5	*	*	SLT	SLTU	*	*	*	*				
6	*	*	*	*	*	*	*	*				
7	*	*	*	*	*	*	*	*				
,												
	1816			REGI	MM rt							
2019		1	2	3	4	5	6	7				
0	BLTZ	BGEZ	*	*	*	*	*	*				
1	*	*	*	*	*	*	*	*				
2	*	*	*	*	*	*	*	*				
3	*	*	*	*	*	*	*	*				
		Figure 2:	SMIPS C	PU Instru	uction Sub	set for La	ab 1.					
		0										




Figure 3: SMIPS CP0 Instruction Subset for Lab 1.


#### 4 Test Rig

We are providing a test rig to connect to your CPU model. The test rig loads in a hex memory dump of instructions to fill the memory. You should use the smips-gcc toolchain to build verilog memory dump versions of your SMIPS assembly test programs. The test rig will clock the simulation until it sees a non-zero value coming back on the tohost register, signifying that your CPU has completed a test program.

The simplest test program is shown in Figure 4.

```
# 0x1000: Reset vector.
addiu r2, r0, 1  # Load constant 1 into register r2
mtc0 r2, r21  # Write tohost register in COP0
loop: beq r0, r0, loop  # Loop forever
nop  # Branch delay slot
```

Figure 4: Simple test program.



СЛ

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	31 26	25 21	20 16	15 11	10 6	5 0								
J-typeLoad and Store Instructions100011basedestsigned offset101011basedestsigned offset101011basedestsigned offset101011srcdestsigned immediate001001srcdestsigned immediate001101srcdestsigned immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate00111100000destzero-ext. immediate00000000000srcdestshant00000000000srcdest000000rshamtsrcdest000000rshamtsrcdest000000rshamtsrc000000src1src2000000src1src2dest0000000000src1src2dest0000000000src11src2000000src11src2000000src11src2000000src11src2000000src11src2000000src11src20000	opcode	rs	rt	rd	shamt	funct	R-type							
Load and Store Instructions100011basedestsigned offset101011basedestsigned offset101011basedestsigned offset111011Srcdestsigned immediate001001srcdestsigned immediate001001srcdestsigned immediate001001srcdestsigned immediate001100srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestshamt00000000000srcdestnonuncR-Type Computational InstructionsSRL rd, rt, shamt00000000000srcdest000000opponsrcdest000000rshamtsrc000000rshamtsrc000000rshamtsrcdest00000000000src1src2dest00000100110SR rd, rt, rs000000src1src2dest00000100110SR rd, rs, rt000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest <td>opcode</td> <td colspan="2"></td> <td>9</td> <td>I-type</td>	opcode			9	I-type									
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	opcode		J-type											
101011basedestsigned offsetSW rt, offset(rs)I-Type Computational InstructionsSW rt, offset(rs)ADDIU rt, rs, signed-imm.001001srcdestsigned immediateSLTI rt, rs, signed-imm.001010srcdestzero-ext. immediateSLTI rt, rs, signed-imm.001101srcdestzero-ext. immediateORI rt, rs, zero-ext.imm.001101srcdestzero-ext. immediateORI rt, rs, zero-ext.imm.001101srcdestzero-ext. immediateUI rt, rs, zero-ext-imm.001111srcdestshamt000000000000offsetshamt000010000000srcdestshamt000010000000srcdestshamt000010000000rshamtsrcdesto00001000000rshamtsrcdest000001000000rshamtsrcdest000001000000rshamtsrcdest000001000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2														
I-Type Computational Instructions001001srcdestsigned immediate001001srcdestsigned immediate001010srcdestsigned immediate001011srcdestzero-ext. immediate001100srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001101srcdestzero-ext. immediate001110srcdestzero-ext. immediate00111100000destzero-ext. immediate00111100000destzero-ext. immediate00000000000srcdestshamt000001SRL rd, rt, shamt00000000000src000000rshamtsrcdest0000000010SRLV rd, rt, rs000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1src2dest000000src1 </td <td>100011</td> <td>base</td> <td><math>\operatorname{dest}</math></td> <td>s</td> <td>igned offse</td> <td>et</td> <td>LW rt, offset(rs)</td>	100011	base	$\operatorname{dest}$	s	igned offse	et	LW rt, offset(rs)							
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	101011					et	SW rt, offset(rs)							
001010srcdestsigned immediateSLTI rt, rs, signed-imm.001011srcdestzero-ext. immediateAND rt, rs, zero-ext.imm.001101srcdestzero-ext. immediateNORI rt, rs, zero-ext.imm.001101srcdestzero-ext. immediateNORI rt, rs, zero-ext.imm.00111100000destzero-ext. immediateLUI rt, zero-ext-imm.00111100000destzero-ext. immediateLUI rt, shamt00000000000srcdestshamt000001000000srcdestshamt000011000000rshamtsrcdestob0000000000rshamtsrcdest00000000000rshamtsrcdest00000000000rshamtsrcdest00000000000rshamtsrc2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest		I-Type	_											
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		src	8				, , , .							
001100srcdestzero-ext. immediateANDI rt, rs, zero-ext-imm.001101srcdestzero-ext. immediateORI rt, rs, zero-ext-imm.00111100000destzero-ext. immediateXORI rt, rs, zero-ext-imm.001101srcdestzero-ext. immediateLUI rt, zero-ext-imm.00000000000srcdestshamt000000000000srcdestshamt000000000000srcdestshamt000001000000srcdestshamt000010000000rshamtsrcdestob0001000000rshamtsrcdest00000000000rshamtsrcdest00000000000rshamtsrcdest00000000000rshamtsrcdest00000000000rshamtsrc2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1src2dest00000000000src1		src		0										
001101         src         dest         zero-ext. immediate         ORI rt, rs, zero-ext.imm.           001110         src         dest         zero-ext. immediate         XORI rt, rs, zero-ext-imm.           001111         00000         dest         zero-ext. immediate         XORI rt, rs, zero-ext-imm.           001000         000000         src         dest         shamt         000000         SLL rd, rt, shamt           000000         00000         src         dest         shamt         000010         SRL rd, rt, shamt           000000         00000         src         dest         shamt         000010         SRL rd, rt, shamt           000000         rshamt         src         dest         00000         00011         SRA rd, rt, shamt           000000         rshamt         src         dest         00000         00011         SRAV rd, rt, rs           000000         src1         src2         dest         00000         ADDU rd, rs, rt         SUBU rd, rs, rt           000000         src1         src2         dest         00000         100101         OR rd, rs, rt           000000         src1         src2         dest         00000         100110         OR rd, rs, rt		src		0			, , , ,							
001110         src         dest         zero-ext. immediate         XORI rt, rs, zero-ext-imm.           001111         00000         dest         zero-ext. immediate         LUI rt, zero-ext-imm.           R-Type Computational Instructions         000000         SRL rd, rt, shamt         SRL rd, rt, shamt           000000         00000         src         dest         shamt         000010           000000         00000         src         dest         shamt         000010           000000         00000         src         dest         shamt         000010           000000         rst         dest         o00000         00010         SLV rd, rt, rs           000000         rshamt         src         dest         00000         00011         SRAV rd, rt, rs           000000         src1         src2         dest         00000         100011         ADD rd, rs, rt           000000         src1         src2         dest         00000         100101         AND rd, rs, rt           000000         src1         src2         dest         00000         100111         NOR rd, rs, rt           000000         src1         src2         dest         00000         100101         NOR		src												
001111         00000         dest         zero-ext. immediate         LUI rt, zero-ext.imm.           R-Type Computational Instructions         000000         00000         src         dest         shamt         000000         SRL rd, rt, shamt           000000         00000         src         dest         shamt         000010         SRL rd, rt, shamt           000000         00000         src         dest         shamt         000010         SRL rd, rt, shamt           000000         rshamt         src         dest         00000         00110         SRLV rd, rt, rs           000000         rshamt         src         dest         00000         00011         SRLV rd, rt, rs           000000         src1         src2         dest         00000         100011         SRLV rd, rt, rs           000000         src1         src2         dest         00000         100101         ADDU rd, rs, rt           000000         src1         src2         dest         00000         100101         AND rd, rs, rt           000000         src1         src2         dest         00000         100110         OR rd, rs, rt           000000         src1         src2         dest         00000		src		zero-ext. immediate										
R-Type Computational Instructions           000000         00000         src         dest         shamt         000000         SLL rd, rt, shamt           000000         00000         src         dest         shamt         000010         SRL rd, rt, shamt           000000         00000         src         dest         shamt         000010         SRL rd, rt, shamt           000000         rshamt         src         dest         00000         000100         SLV rd, rt, rs           000000         rshamt         src         dest         00000         000110         SRLV rd, rt, rs           000000         rsc1         src2         dest         00000         100011         SRLV rd, rt, rs           000000         src1         src2         dest         00000         100011         SUBU rd, rs, rt           000000         src1         src2         dest         00000         100100         AND rd, rs, rt           000000         src1         src2         dest         00000         100111         NOR rd, rs, rt           000000         src1         src2         dest         00000         101010         SLT rd, rs, rt           000000         src1														
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	001111			ediate	LUI rt, zero-ext-imm.									
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			src											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			src											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			src											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			src											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			$\operatorname{src}$				, ,							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							, ,							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							, ,							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							, ,							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
Jump and Branch Instructions000010targetJ target000011targetJAL target000000src0000000000001000JR rs000000src00000dest000100src1src2signed offsetBEQ rs, rt, offset000110src1src2signed offsetBLEZ rs, offset000111src00000signed offsetBLEZ rs, offset000111src00000signed offsetBLEZ rs, offset000111src00000signed offsetBLTZ rs, offset000001src00000signed offsetBLTZ rs, offset000001src00001signed offsetBCTZ rs, offset000001src00000signed offsetBCTZ rs, offset000001src00000signed offsetBCTZ rs, offset01000000000destcop0src00000MFC0 rt, rd														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	000000						SLTU rd, rs, rt							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Jum	p and Bra		tions		7_							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				-			0							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				-		0								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
$\begin{array}{c c c c c c c c c c c c c c c c c c c $														
					0		- , , ,							
000111src00000signed offsetBGTZ rs, offset000001src00000signed offsetBLTZ rs, offset000001src00001signed offsetBGEZ rs, offsetSystem Coprocessor (COP0) InstructionsSystem Coprocessor (COP0) InstructionsMFC0 rt, rd		srcl		9										
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		src			0		,							
000001         src         00001         signed offset         BGEZ rs, offset           System Coprocessor (COP0) Instructions         010000         dest         cop0src         00000         MFC0 rt, rd					<u> </u>									
System Coprocessor (COP0) Instructions01000000000destcop0src00000MFC0 rt, rd					0									
010000 00000 dest cop0src 00000 000000 MFC0 rt, rd	000001				0		BGEZ rs, offset							
010000 00100 src cop0dest 00000 000000 MTC0 rt, rd				"			,							
	010000	00100	src	cop0dest	00000	000000	MTC0 rt, rd							

Table 1: SMIPS instruction subset for Lab 1.